Citation:He Y, Huang Z, Li M, WANG R, Cheng Z. Thermal Conductivity Mapping of Interconnects and Active Layers of Logic Chips, in EDTM. IEEE; 2026.ExportBibTex EndNote Tagged EndNote XML
