A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating

Citation:

Park YS, Tao Y, Zhang Z. A fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating. IEEE Journal of Solid-State Circuits [Internet]. 2014;50:464–475.