Park YS, Tao Y, Zhang Z. A 1.15 Gb/s fully parallel nonbinary LDPC decoder with fine-grained dynamic clock gating, in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers. IEEE; 2013:422–423.