LDPC post-processor architecture and method for low error floor conditions