Xu H, He Y, Fan C, Zhao Y, DU G, Kang J, Han R, Liu X. Impact of Thickness and Deposition Temperature of Gate Dielectric on Valence Bands in Silicon Nanowires, in 2009 International Conference on Simulation of Semiconductor Processes and Devices. IEEE; 2009:1–4.