One 12nm agile-designed SoC is designed with decentralized power management (work done at Harvard), and a 22nm 0.26nW/synapse SNN accelerator will be presented (collaborated with Prof. Le Ye).