A 3.25 Gb/s, 13.2 pJ/b, 0.64 mm 2 Configurable Successive-Cancellation List Polar Decoder using Split-Tree Architecture in 40nm CMOS - Tao, Yaoyu; Cho, Sung-Gun; Zhang, Zhengya (2019 Symposium on VLSI Circuits, 2019)