<style face="normal" font="default" size="100%">Enhancement-mode GaN p-FET with p-NiO/p-GaN heterojunction gate featuring improved threshold voltage stability and channel conductivity based on low interface trap density</style>

Drupal-Biblio